LLVM API Documentation

AlphaGenRegisterInfo.h.inc

Go to the documentation of this file.
00001 //===- TableGen'erated file -------------------------------------*- C++ -*-===//
00002 //
00003 // Register Information Header Fragment
00004 //
00005 // Automatically generated file, do not edit!
00006 //
00007 //===----------------------------------------------------------------------===//
00008 
00009 #include "llvm/Target/MRegisterInfo.h"
00010 #include <string>
00011 
00012 namespace llvm {
00013 
00014 struct AlphaGenRegisterInfo : public MRegisterInfo {
00015   AlphaGenRegisterInfo(int CallFrameSetupOpcode = -1, int CallFrameDestroyOpcode = -1);
00016   int getDwarfRegNum(unsigned RegNum) const;
00017 };
00018 
00019 namespace Alpha { // Register classes
00020   enum {
00021     F4RCRegClassID = 1,
00022     F8RCRegClassID,
00023     GPRCRegClassID
00024   };
00025 
00026   struct F4RCClass : public TargetRegisterClass {
00027     F4RCClass();
00028 
00029     iterator allocation_order_end(MachineFunction &MF) const;
00030     };
00031   extern F4RCClass  F4RCRegClass;
00032   static TargetRegisterClass * const F4RCRegisterClass = &F4RCRegClass;
00033   struct F8RCClass : public TargetRegisterClass {
00034     F8RCClass();
00035 
00036     iterator allocation_order_end(MachineFunction &MF) const;
00037     };
00038   extern F8RCClass  F8RCRegClass;
00039   static TargetRegisterClass * const F8RCRegisterClass = &F8RCRegClass;
00040   struct GPRCClass : public TargetRegisterClass {
00041     GPRCClass();
00042 
00043     iterator allocation_order_end(MachineFunction &MF) const;
00044     };
00045   extern GPRCClass  GPRCRegClass;
00046   static TargetRegisterClass * const GPRCRegisterClass = &GPRCRegClass;
00047 } // end of namespace Alpha
00048 
00049 } // End llvm namespace