LLVM API Documentation

Main Page | Namespace List | Class Hierarchy | Alphabetical List | Class List | Directories | File List | Namespace Members | Class Members | File Members | Related Pages

llvm::SkeletonInstrInfo Member List

This is the complete list of members for llvm::SkeletonInstrInfo, including all inherited members.

constantFitsInImmedField(MachineOpCode Opcode, int64_t intValue) const llvm::TargetInstrInfo [virtual]
get(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
getImmedConstantPos(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline, virtual]
getImplicitDefs(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
getImplicitUses(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
getName(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
getNumDelaySlots(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
getNumOpcodes() const llvm::TargetInstrInfo [inline]
getNumOperands(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
getRegisterInfo() const llvm::SkeletonInstrInfo [inline, virtual]
getSchedClass(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
hasDelaySlot(unsigned Opcode) const llvm::TargetInstrInfo [inline]
hasResultInterlock(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline, virtual]
insertGoto(MachineBasicBlock &MBB, MachineBasicBlock &TMBB) const llvm::TargetInstrInfo [inline, virtual]
isBarrier(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isBranch(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isCall(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isCCInstr(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isLoad(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isMoveInstr(const MachineInstr &MI, unsigned &sourceReg, unsigned &destReg) const llvm::TargetInstrInfo [inline, virtual]
isNop(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isReturn(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isStore(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
isTerminatorInstr(unsigned Opcode) const llvm::TargetInstrInfo [inline]
isTwoAddrInstr(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline]
maxImmedConstant(MachineOpCode Opcode, bool &isSignExtended) const llvm::TargetInstrInfo [inline, virtual]
maxLatency(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline, virtual]
minLatency(MachineOpCode Opcode) const llvm::TargetInstrInfo [inline, virtual]
PHI enum valuellvm::TargetInstrInfo
reverseBranchCondition(MachineBasicBlock::iterator MI) const llvm::TargetInstrInfo [inline, virtual]
SkeletonInstrInfo()llvm::SkeletonInstrInfo
TargetInstrInfo(const TargetInstrDescriptor *desc, unsigned NumOpcodes)llvm::TargetInstrInfo
~TargetInstrInfo()llvm::TargetInstrInfo [virtual]